

Home | Login | Logout | Access Information | Alerts | Sitemap | Help

Welcome United States Patent and Trademark Office

□ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "((pin map)<in>metadata)"

Your search matched 12 of 1387402 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

☑e-mail 🖺 printer friendly

Search >

» Search Options

View Session History

New Search

» Key

IEEE JNL IEEE Journal or

Magazine

IEE JNL

IFEE Conference

IEE Journal or Magazine

IEEE CNF IEEE Confe

Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

((pin map)<in>metadata)

Check to search only within this results set

view selected items | Select All Deselect All

Gelect All Deselect All

1. A multi-layer area routing algorithm with optimized pin mapping strategy

Liu Yang; Xianlong Hong; Yici Cai; Qiang Zhou; Changxu Du; ASIC, 2003. Proceedings. 5th International Conference on Volume 1, 21-24 Oct. 2003 Page(s):229 - 232 Vol.1

Digital Object Identifier 10.1109/ICASIC.2003.1277530

AbstractPlus | Full Text: PDF(324 KB) | IEEE CNF

Rights and Permissions

2. Constraint driven pin mapping for concurrent SOC testing

Yu Huang; Nilanjan Mukherjee; Chien-Chung Tsai; Samman, O.; Yahya Zaidan; Yanping Zhang; Wu-Tung Cheng; Reddy, S.M.;

<u>Design Automation Conference, 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific and the 15th International Conference on VLSI Design. Proceedings.</u>

7-11 Jan. 2002 Page(s):511 - 516

Digital Object Identifier 10.1109/ASPDAC.2002.994971

AbstractPlus | Full Text: PDF(413 KB) | IEEE CNF

Rights and Permissions

3. Static pin mapping and SOC test scheduling for cores with multiple test sets

Yu Huang; Wu-Tung Cheng; Chien-Chung Tsai; Mukherjee, N.; Reddy, S.M.;

Quality Electronic Design, 2003. Proceedings. Fourth International Symposium on

24-26 March 2003 Page(s):99 - 104

Digital Object Identifier 10.1109/ISQED.2003.1194716

AbstractPlus | Full Text: PDF(327 KB) | IEEE CNF

Rights and Permissions

4. Standard automatic test system (SATS) hardware interface standards for SATS

frameworks, VXI instrument front panels, power module interface, augmentation module interface, receiver fixture interface, pin map configuration

Stora, M.J.;

AUTOTESTCON '98. IEEE Systems Readiness Technology Conference., 1998 IEEE

24-27 Aug. 1998 Page(s):627 - 638

Digital Object Identifier 10.1109/AUTEST.1998.713509

AbstractPlus | Full Text: PDF(972 KB) | IEEE CNF

Rights and Permissions

"ATE open system platform" IEEE-P1552 structured architecture for test systems (SATS)
Stora, M.J.; Droste, D.;

AUTOTESTCON 2003. IEEE Systems Readiness Technology Conference. Proceedings

22-25 Sept. 2003 Page(s):85 - 94
Digital Object Identifier 10.1109/AUTEST.2003.1243559
AbstractPlus | Full Text: PDF(976 KB) IEEE CNF
Rights and Permissions

6. IEEE-P1552 packaging architecture for computer-busboard systems (PACS)

Stora, M.J.; Droste, D.;

AUTOTESTCON Proceedings, 2001. IEEE Systems Readiness Technology Conference

20-23 Aug. 2001 Page(s):38 - 52

Digital Object Identifier 10.1109/AUTEST.2001.948918

AbstractPlus | Full Text: PDF(1168 KB) | IEEE CNF

Rights and Permissions

7. Receiver Fixture Interface (RFI) IEEE P1505 system standard

Stora, M.J.;

AUTOTESTCON '99. IEEE Systems Readiness Technology Conference, 1999. IEEE

30 Aug.-2 Sept. 1999 Page(s):787 - 799

Digital Object Identifier 10.1109/AUTEST.1999.800454

AbstractPlus | Full Text: PDF(828 KB) IEEE CNF

Rights and Permissions

8. Technology insertion in a MATE station: lessons learned

Jenkins, R.; Andrews, D.;

AUTOTESTCON '92. IEEE Systems Readiness Technology Conference, Conference Record

21-24 Sept. 1992 Page(s):287 - 293

Digital Object Identifier 10.1109/AUTEST.1992.270100

AbstractPlus | Full Text: PDF(684 KB) IEEE CNF

Rights and Permissions

9. IEEE P1505 receiver fixture interface (RFI) standard

Stora, M.J.;

Autotestcon, 2005. IEEE

26-29 Sept. 2005 Page(s):596 - 613

Digital Object Identifier 10.1109/AUTEST.2005.1609205

AbstractPlus | Full Text: PDF(1716 KB) | IEEE CNF

Rights and Permissions

10. Core-clustering based SoC test scheduling optimization

Yu Huang; Reddy, S.M.; Wu-Tung Cheng;

Test Symposium, 2002. (ATS '02). Proceedings of the 11th Asian

18-20 Nov. 2002 Page(s):405 - 410

Digital Object Identifier 10.1109/ATS.2002.1181745

AbstractPlus | Full Text: PDF(511 KB) | IEEE CNF

Rights and Permissions

11. Automated TPS rehost software

Winter, G.; Frank, B.;

AUTOTESTCON '99. IEEE Systems Readiness Technology Conference, 1999. IEEE

30 Aug.-2 Sept. 1999 Page(s):511 - 517

Digital Object Identifier 10.1109/AUTEST.1999.800422

AbstractPlus | Full Text: PDF(408 KB) IEEE CNF

Rights and Permissions

12. An interactive environment for the transparent logic simulation and testing of integrated

Castrodale, G.L.; Dollas, A.; Krakow, W.T.;

Test Conference, 1990. Proceedings., International

10-14 Sept. 1990 Page(s):394 - 403

Digital Object Identifier 10.1109/TEST.1990.114047

AbstractPlus | Full Text: PDF(680 KB) | IEEE CNF